TABLE OF CONTENTS

Letter from the Short-Note Editor, EUROMICRO 89 v

A5: PARALLEL PROCESSING I: Malcolm Taylor, Chairman. 1

Expansion of LOTOS behaviour expressions as an exercise in transformational design.
C D Kloos and G G Martínez. 3

A deadlock detection algorithm for nested transaction model.
D C Shin and S C Moon. 9

Recent improvements on the concept of conditional critical regions.
E Zehendner and M Haak. 15

Simulation of hardware and multitasking for the parallel programming language ParMod.
M Friedrich and J Zeiler. 19

Towards the development of a mathematician's assistant.
P Milligan, T J G Benson and N S Scott. 25

Global optimisation of fault-tolerant allocation of concurrent communicating processes in distributed environments.
V Piuri and E Tourouta. 31

Scheduling demand-driven parallel logic programs on transputers.
S-C Su and P Biswas. 37

CLD: A novel approach to dynamic load balancing.
G M Macharia. 43

On the use of process migration in distributed systems.
W Joosen and P Verbaeten. 49

B5: PARALLEL PROCESSING II: Fausto Distante, Chairman. 53

Constructing communication procotols on reliable bounded FIFO channels without overspecification.
M Kapus-Kolar. 55

An interworking mechanism between LAN and WAN and implementation method.
M Hanaki, H Murakami, J Okunaka and K Miyazawa. 59

APES - Implementation of a CAD tool for array processor design: textual definition versus graphic description.
F Distante, V Piuri, A Aliquo', N Chiari, W Fornaciari and P Rastelli. 63

SYSTOOL - systolic array programming tool.
B Nissenbaum and Y Be'ery. 69

Probabilistic diagnosis in multiprocessor systems.
J J Narraway and W.Ma. 75

Debugging and monitoring highly parallel systems with GRIP.
P J Venables and H Zedan. 79

Parallel algorithms for SIMD computers.
A J de O Cruz. 85

Multiprocessor performances for dynamic programming.
B Chardonnens, R D Hersch and O Koelbl. 91

Controlling industrial processes with a dataflow industrial controller: a way to achieve better performances.
V Žumer, M Ojsteršek, M Mernik and P Kokol. 95

C5: MACHINE ARCHITECTURE: Zdenek Blazek, Chairman. 101

Preliminary design of a parallel SIC architecture.
Z Blazek. 103

Arithmetical logical unit design for a processor with BILBO techniques: functional simulation and test strategies.
M Martinez, N P Cagigal and S Bracho. 109

Hardware design of the Multris multiprocessor.
G Leeuwrik, D R Miller, D Quammen, R Senko and D Tabak. 117

A function oriented architecture for process control systems minimising internal data transfer costs.
W A Halang and S-K Jung. 123

One-chip low-power multiprocessor.
J-F Perotto, C Piguet and C Voirol. 129

A multi-layer transputer network for efficient parallel execution of OCCAM programs.
M Szturmowicz and M Tudruj. 133

Area compaction in silicon structures for neural net implementation.
F Distante, M G Sami, R Stefanelli and G Storti Gajani. 139

A portable real-time kernel for 8086/80186/80286/80386 based systems on the IBM-PC.
D Raja, K Shivakumar, S Rao and K R S Murthy. 145

Implementing pattern-matching function definitions in CTDNet - a multiprocessor architecture.
J P Gupta, P Kumar, S C Winter and D R Wilson. 151

The evaluation of the N-ARCH emulator on a transputer network.
S Niar, G Goncalves, B Toursel and M P Lecouffe. 157

A demand-driven macro-dataflow schema for distributed graph reduction on multiple G-machines.
P Biswas and J Chen. 161

D5: SOFTWARE ENGINEERING: H. Schumny, Chairman. 167

Software productivity in built-in microprocessors.
N Fujimura. 169

Computing models in designing.
M Alderighi, E Bussola, S D'Angelo, L Mantoani and G R Sechi. 173

Building an expert system for software quality evaluation.
N S Bukovsky. 179

Design principles of the ATHENA software maintainability tool.
D Christodoulakis and C Tsalidis. 183

A structured approach to expert systems development: the methodology and a real world case study.
P Grimaldi and A Marcelli. 191

Multiple vs. single inheritance in object-oriented programming languages.
H Bretthauer, T Christaller and J Kopp. 197

CSL: a class specification language for object-oriented design.
G Bucci, R Cecchini and A Del Bimbo. 201

Grammar-controlled specification and design of program systems.
L Pietschker. 205

Real time scheduling algorithms and their performances.
R Cobelli, L Mezzalira, G F Navoni and N Scarabottolo. 211

E5: APPLICATIONS: John Mølgaard, Chairman. 217

An engine signal simulator.
U Varchmin, T Hirschberg and D Neumann. 219

Automatic reconfigurable transputer networks - a new direction in parallel processing for robotic applications.
P Strickland, F Naghdy, J Hollis and J Billingsley. 223

Relationships between real-time and fault tolerance: a case study of a redundant loop data acquisition network.
U Minoni and G Sansoni. 229

Concurrent architectures for real-time signal processing.
A Z Baraniecki. 233

Improving DSP software productivity using an optimising Pascal compiler for the AT&T DSP 32C.
D Crookes, D K Freeman and C D Gostling. 239

An automatic computer vision system for blood analysis.
K Parthenis, C Metaxaki-Kossionides and B Dimitriadis. 243

A machine-vision quality inspection system for textile industries supported by parallel multitransputer architecture.
S Karkanis, C Metaxaki-Kossionides and B Dimitriadis. 247

The use of Estelle to specify manufacturing systems.
M Morisio and R Sisto. 253

An environment for teaching "program design" by exercises.
C Comar and P Pintelas. 259

Tools for logic-based access to existing databases in distributed environments.
B Slavov and A Terziev. 265

The design of open structure engineering databases.
J Vogwell, S J Culley and J Armour. 269

F5: VLSI DESIGN TOOLS AND METHODS: Adam Pawlak, Chairman. 275

An experiment on PC-based automated extraction of electrical parameters for VLSI MOSFETs: methods, algorithms and implementation.
S Bampi. 277

Testing of serial input convolvers.
L Breveglieri, L Dadda and D Sciuto. 283

Transforming logic simulator output to tester timing descriptions.
P Spanier, H Wojtkowiak and K B Eisner. 291

Testability analysis in a VLSI high-level synthesis system.
K Kuchciński and Z Peng. 295

An approach to minimal-time scheduling of micro-operations.
A Sotelo, J Septién, R Hermida and M Fernández. 301

A general framework for extraction of VLSI pipeline structures.
B Fjellborg. 305

An object-oriented logic simulator.
T Hollant and B Petitprez. 311

An overview of the SYSEDIT chip design environment.
S Rust. 315

A new concept for chip architecture design - interactive architecture compilation from system specification to register-transfer algorithms.
U Wienkop. 319

TAO: A hierarchical design representation for high-level synthesis of hardware systems.
M R K Patel. 323

A knowledge-based framework for VLSI design.
M I Loupis and G D Tziallas. 327

Author Index 333
Subject Index 339